Computer architecture : a quantitative approach = 计算机体系结构 : 量化研究方法/ 5th ed.
副标题：无
作 者：John L. Hennessy, David A. Patterson等著.
分类号：
ISBN：9787111364580
微信扫一扫,移动浏览光盘
简介
《计算机体系结构：量化研究方法（英文版.第5版）》堪称计算机系统结构学科的“圣经”，是计算机设计领域学生和实践者的必读经典。本书系统地介绍了计算机系统的设计基础、存储器层次结构设计、指令级并行及其开发、数据级并行、gpu体系结构、线程级并行和仓库级计算机等。
现今计算机界处于变革之中：移动客户端和云计算正在成为驱动程序设计和硬件创新的主流范型。因此在这个最新版中，作者考虑到这个巨大的变化，重点关注了新的平台（个人移动设备和仓库级计算机）和新的体系结构（多核和gpu），不仅介绍了移动计算和云计算等新内容，还讨论了成本、性能、功耗、可靠性等设计要素。每章都有两个真实例子，一个来源于手机，另一个来源于数据中心，以反映计算机界正在发生的革命性变革。
《计算机体系结构：量化研究方法（英文版.第5版）》内容丰富，既介绍了当今计算机体系结构的最新研究成果，也引述了许多计算机系统设计开发方面的实践经验。另外，各章结尾还附有大量的习题和参考文献。本书既可以作为高等院校计算机专业高年级本科生和研究生学习“计算机体系结构”课程的教材或参考书，也可供与计算机相关的专业人士学习参考。
目录
《计算机体系结构：量化研究方法（英文版.第5版)(计算机系统结构领域的“圣经”)》
foreword
preface
acknowledgments
chapter 1 fundamentals of quantitative design and analysis
1.1 introduction
1.2 classes of computers
1.3 defining computer architecture
1.4 trends in technology
1.5 trends in power and energy in integrated circuits
1.6 trends in cost
1.7 dependability
1.8 measuring, reporting, and summarizing performance
1.9 quantitative principles of computer design
1.10 putting it all together: performance, price, and power
1.11 fallacies and pitfalls
1.12 concluding remarks
1.13 historical perspectives and references case studies and exercises by diana franklin
chapter 2 memory hierarchy design
2.1 introduction
.2.2 ten advanced optimizations of cache performance
2.3 memory technology and optimizations
2.4 protection: virtual memory and virtual machines
2.5 crosscutting issues: the design of memory hierarchies
2.6 putting it all together: memory hierachies in the arm cortex-as and intel core i7
2.7 fallacies and pitfalls
2.8 concluding remarks: looking ahead
2.9 historical perspective and references case studies and exercises by norman p. jouppi, naveen muralimanohar, and sheng li
chapter 3 nstruction-level parallelism and its exploitation
3.1 instruction-level parallelism: concepts and challenges
3.2 basic compiler techniques for exposing ilp
3.3 reducing branch costs with advanced branch prediction
3.4 overcoming data hazards with dynamic scheduling
3.5 dynamic scheduling: examples and the algorithm
3.6 hardware-based speculation
3.7 exploiting ilp using multiple issue and static scheduling
3.8 exploiting ilp using dynamic scheduling, multiple issue, and speculation
3.9 advanced techniques for instruction delivery and speculation
3.10 studies of the limitations ofllp
3.11 cross-cutting issues: ilp approaches and the memory system
3.12 multithreading: exploiting thread-level parallelism to improve uniprocessor throughput
3.13 putting it all together: the intel core i7 and arm cortex-as
3.14 fallacies and pitfalls
3.15 concluding remarks: what's ahead?
3.16 historical perspective and references case studies and exercises by jason d. bakos and robert r colwell
chapter4 data-level parallelism in vector, simd, and gpu architectures
4.1 introduction
4.2 vector architecture
4.3 simd instruction set extensions for multimedia
4.4 graphics processing units
4.5 detecting and enhancing loop-level parallelism
4.6 crosscutting issues
4.7 putting it all together: mobile versus server gpus and tesla versus core i7
4.8 fallacies and pitfalls
4.9 concluding remarks
4.10 historical perspective and references case study and exercises by jason d. bakos
chapter 5 thread-level parallelism
5.1 introduction
5.2 centralized shared-memory architectures
5.3 performance of symmetric shared-memory multiprocessors
5.4 distributed shared-memory and directory-based coherence
5.5 synchronization: the basics
5.6 models of memory consistency: an introduction
5.7 crosscutting issues
5.8 putting it all together: multicore processors and their performance
5.9 fallacies and pitfalls
5.10 concluding remarks
5.11 historical perspectives and references
case studies and exercises by amr zaky and david a. wood
chapter 6 warehouse-scale computers to exploit request-level and
data-level parallelism
6.1 introduction
6.2 programming models and'workloads for warehouse-scale computers
6.3 computer architecture of warehouse-scale computers
6.4 physical infrastructure and costs of warehouse-scale computers
6.5 cloud computing: the return of utility computing
6.6 crosscutting issues
6.7 putting it all together: a google warehouse-scale computer
6.8 fallacies and pitfalls
6.9 concluding remarks
6.10 historical perspectives and references
case studies and exercises by parthasarathy ranganathan
appendix a instruction set principles
a.1 introduction
a.2 classifying instruction set architectures
a.3 memory addressing
a.4 type and size of operands
a.s operations in the instruction set
a.6 instructions for control flow
a.7 encoding an instruction set
a.8 crosscutting issues: the role of compilers
a.9 putting it all together: the mips architecture
a.10 fallacies and pitfalls
a.11 concluding remarks
a.12 historical perspective and references
exercises by gregory d. peterson
appendix b review of memory hierarchy
b.1 introduction
b.2 cache performance
b.3 six basic cache optimizations
b.4 virtual memory
b.5 protection and examples of virtual memory
b.6 fallacies and pitfalls
b.7 concluding remarks
b.8 historical perspective and references
exercises by amr zaky
appendix c pipelining: basic and intermediate concepts
c.1 introduction
c.2 the major hurdle of pipelining--pipeline hazards
c.3 how is pipelining implemented?
c,4 what makes pipelining hard to implement?
c.5 extending the mips pipeline to handle multicycle operations
c.6 putting it all together: the mips r4000 pipeline
c.7 crosscutting issues
c.8 fallacies and pitfalls
c.9 concluding remarks
c.10 historical perspective and references
updated exercises by diana franklin
online appendices
appendix d storage systems
appendix e embedded systems
by thomasm conte
appendix f interconnection networks
revised by timothy m. pinkston ond jose duoto
appendix g vector processors in more depth
revised by krste asonovic
appendix h hardware and software for vliw and epic
appendix i large-scale multiprocessors and scientific applications
appendix j computer arithmetic
by david goldberg
appendix k survey of instruction set architectures
appendix l historical perspectives and references
references
index
1.1 introduction
1.2 classes of computers
1.3 defining computer architecture
1.4 trends in technology
1.5 trends in power and energy in integrated circuits
1.6 trends in cost
1.7 dependability
1.8 measuring reporting, and summarizing performance
1.9 quantitative principles of computer design
1.10 putting it all together: performance, price, and power
1.11 fallacies and pitfalls
1.12 concluding remarks
1.13 historical perspectives and references
1.14 case studies and exercises by diana franklin
foreword
preface
acknowledgments
chapter 1 fundamentals of quantitative design and analysis
1.1 introduction
1.2 classes of computers
1.3 defining computer architecture
1.4 trends in technology
1.5 trends in power and energy in integrated circuits
1.6 trends in cost
1.7 dependability
1.8 measuring, reporting, and summarizing performance
1.9 quantitative principles of computer design
1.10 putting it all together: performance, price, and power
1.11 fallacies and pitfalls
1.12 concluding remarks
1.13 historical perspectives and references case studies and exercises by diana franklin
chapter 2 memory hierarchy design
2.1 introduction
.2.2 ten advanced optimizations of cache performance
2.3 memory technology and optimizations
2.4 protection: virtual memory and virtual machines
2.5 crosscutting issues: the design of memory hierarchies
2.6 putting it all together: memory hierachies in the arm cortex-as and intel core i7
2.7 fallacies and pitfalls
2.8 concluding remarks: looking ahead
2.9 historical perspective and references case studies and exercises by norman p. jouppi, naveen muralimanohar, and sheng li
chapter 3 nstruction-level parallelism and its exploitation
3.1 instruction-level parallelism: concepts and challenges
3.2 basic compiler techniques for exposing ilp
3.3 reducing branch costs with advanced branch prediction
3.4 overcoming data hazards with dynamic scheduling
3.5 dynamic scheduling: examples and the algorithm
3.6 hardware-based speculation
3.7 exploiting ilp using multiple issue and static scheduling
3.8 exploiting ilp using dynamic scheduling, multiple issue, and speculation
3.9 advanced techniques for instruction delivery and speculation
3.10 studies of the limitations ofllp
3.11 cross-cutting issues: ilp approaches and the memory system
3.12 multithreading: exploiting thread-level parallelism to improve uniprocessor throughput
3.13 putting it all together: the intel core i7 and arm cortex-as
3.14 fallacies and pitfalls
3.15 concluding remarks: what's ahead?
3.16 historical perspective and references case studies and exercises by jason d. bakos and robert r colwell
chapter4 data-level parallelism in vector, simd, and gpu architectures
4.1 introduction
4.2 vector architecture
4.3 simd instruction set extensions for multimedia
4.4 graphics processing units
4.5 detecting and enhancing loop-level parallelism
4.6 crosscutting issues
4.7 putting it all together: mobile versus server gpus and tesla versus core i7
4.8 fallacies and pitfalls
4.9 concluding remarks
4.10 historical perspective and references case study and exercises by jason d. bakos
chapter 5 thread-level parallelism
5.1 introduction
5.2 centralized shared-memory architectures
5.3 performance of symmetric shared-memory multiprocessors
5.4 distributed shared-memory and directory-based coherence
5.5 synchronization: the basics
5.6 models of memory consistency: an introduction
5.7 crosscutting issues
5.8 putting it all together: multicore processors and their performance
5.9 fallacies and pitfalls
5.10 concluding remarks
5.11 historical perspectives and references
case studies and exercises by amr zaky and david a. wood
chapter 6 warehouse-scale computers to exploit request-level and
data-level parallelism
6.1 introduction
6.2 programming models and'workloads for warehouse-scale computers
6.3 computer architecture of warehouse-scale computers
6.4 physical infrastructure and costs of warehouse-scale computers
6.5 cloud computing: the return of utility computing
6.6 crosscutting issues
6.7 putting it all together: a google warehouse-scale computer
6.8 fallacies and pitfalls
6.9 concluding remarks
6.10 historical perspectives and references
case studies and exercises by parthasarathy ranganathan
appendix a instruction set principles
a.1 introduction
a.2 classifying instruction set architectures
a.3 memory addressing
a.4 type and size of operands
a.s operations in the instruction set
a.6 instructions for control flow
a.7 encoding an instruction set
a.8 crosscutting issues: the role of compilers
a.9 putting it all together: the mips architecture
a.10 fallacies and pitfalls
a.11 concluding remarks
a.12 historical perspective and references
exercises by gregory d. peterson
appendix b review of memory hierarchy
b.1 introduction
b.2 cache performance
b.3 six basic cache optimizations
b.4 virtual memory
b.5 protection and examples of virtual memory
b.6 fallacies and pitfalls
b.7 concluding remarks
b.8 historical perspective and references
exercises by amr zaky
appendix c pipelining: basic and intermediate concepts
c.1 introduction
c.2 the major hurdle of pipelining--pipeline hazards
c.3 how is pipelining implemented?
c,4 what makes pipelining hard to implement?
c.5 extending the mips pipeline to handle multicycle operations
c.6 putting it all together: the mips r4000 pipeline
c.7 crosscutting issues
c.8 fallacies and pitfalls
c.9 concluding remarks
c.10 historical perspective and references
updated exercises by diana franklin
online appendices
appendix d storage systems
appendix e embedded systems
by thomasm conte
appendix f interconnection networks
revised by timothy m. pinkston ond jose duoto
appendix g vector processors in more depth
revised by krste asonovic
appendix h hardware and software for vliw and epic
appendix i large-scale multiprocessors and scientific applications
appendix j computer arithmetic
by david goldberg
appendix k survey of instruction set architectures
appendix l historical perspectives and references
references
index
1.1 introduction
1.2 classes of computers
1.3 defining computer architecture
1.4 trends in technology
1.5 trends in power and energy in integrated circuits
1.6 trends in cost
1.7 dependability
1.8 measuring reporting, and summarizing performance
1.9 quantitative principles of computer design
1.10 putting it all together: performance, price, and power
1.11 fallacies and pitfalls
1.12 concluding remarks
1.13 historical perspectives and references
1.14 case studies and exercises by diana franklin
Computer architecture : a quantitative approach = 计算机体系结构 : 量化研究方法/ 5th ed.
- 名称
- 类型
- 大小
光盘服务联系方式: 020-38250260 客服QQ：4006604884
云图客服：
用户发送的提问，这种方式就需要有位在线客服来回答用户的问题，这种 就属于对话式的,问题是这种提问是否需要用户登录才能提问
Video Player
×
Audio Player
×
pdf Player
×
